

FEATURES

- $\pm 2\text{ V}$ to $\pm 6\text{ V}$ dual-supply operation**
- 2 V to 12 V single-supply operation**
- Automotive temperature range: -40°C to $+125^\circ\text{C}$**
- <0.2 nA leakage currents**
- 52 Ω on resistance over full signal range**
- Rail-to-rail switching operation**
- 16-lead LFCSP and TSSOP packages**
- Typical power consumption: <0.1 μW**
- TTL-/CMOS-compatible inputs**
- Package upgrades to 74HC4053 and MAX4053/MAX4583**

APPLICATIONS


- Automotive applications**
- Automatic test equipment**
- Data acquisition systems**
- Battery-powered systems**
- Communications systems**
- Audio and video signal routing**
- Relay replacement**
- Sample-and-hold systems**
- Industrial control systems**

GENERAL DESCRIPTION

The ADG633 is a low voltage CMOS device comprising three independently selectable single-pole, double-throw (SPDT) switches. The device is fully specified for $\pm 5\text{ V}$, $+5\text{ V}$, and $+3\text{ V}$ supplies. The ADG633 switches are turned on with a logic low (or high) on the appropriate control input. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. An EN input is used to enable or disable the device. When the device is disabled, all channels are switched off.

The ADG633 is designed on an enhanced process that provides lower power dissipation, yet is capable of high switching speeds. Low power consumption and an operating supply range of 2 V to 12 V make the ADG633 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels.

FUNCTIONAL BLOCK DIAGRAM



03275-001

Figure 1.

All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS logic compatibility when using single +5 V or dual $\pm 5\text{ V}$ supplies.

The ADG633 is available in a small, 16-lead TSSOP package and a 16-lead, 4 mm \times 4 mm LFCSP package.

PRODUCT HIGHLIGHTS

1. Single- and dual-supply operation. The ADG633 offers high performance and is fully specified and guaranteed with $\pm 5\text{ V}$, $+5\text{ V}$, and $+3\text{ V}$ supply rails.
2. Automotive temperature range: -40°C to $+125^\circ\text{C}$.
3. Guaranteed break-before-make switching action.
4. Low power consumption, typically <0.1 μW .
5. Small, 16-lead TSSOP and 16-lead, 4 mm \times 4 mm LFCSP packages.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADG633* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Evaluation Kits

- Evaluation Board for 16 lead TSSOP Devices in the Switch/Mux Portfolio

Documentation

Data Sheet

- ADG633: CMOS ± 5 V/+5 V/+3 V Triple SPDT Switch Data Sheet

User Guides

- UG-945: Evaluation Board for 16-Lead TSSOP Devices in the Switches and Multiplexers Portfolio

Reference Designs

- CN0312
- CN0363

Reference Materials

Product Selection Guide

- Switches and Multiplexers Product Selection Guide

Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

Design Resources

- ADG633 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

Discussions

View all ADG633 EngineerZone Discussions

Sample and Buy

Visit the product page to see pricing options

Technical Support

Submit a technical question or find your regional support number

* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	6
Applications.....	1	ESD Caution.....	6
Functional Block Diagram	1	Pin Configuration and Function Descriptions.....	7
General Description	1	Typical Performance Characteristics	8
Product Highlights	1	Terminology	11
Revision History	2	Test Circuits.....	12
Specifications.....	3	Outline Dimensions.....	14
Dual-Supply Operation	3	Ordering Guide	14
Single-Supply Operation	4		

REVISION HISTORY

11/09—Rev. 0 to Rev. A

Changes to Table 4.....	6
Added Table 5; Renumbered Sequentially	7
Changes to Table 6.....	7
Update Outline Dimensions	14
Changes to Ordering Guide	14

2/03—Revision 0: Initial Version

SPECIFICATIONS

DUAL-SUPPLY OPERATION

$V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	+25°C	B Version −40°C to +85°C	Y Version −40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	$V_{DD} = +4.5\text{ V}$, $V_{SS} = -4.5\text{ V}$
On Resistance, R_{ON}	52			Ω typ	$V_s = \pm 4.5\text{ V}$, $I_s = 1\text{ mA}$; see Figure 20
On-Resistance Match Between Channels, ΔR_{ON}	75	90	100	Ω max	$V_s = \pm 4.5\text{ V}$, $I_s = 1\text{ mA}$; see Figure 20
	0.8			Ω typ	$V_s = +3.5\text{ V}$, $I_s = 1\text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	1.3	1.8	2	Ω max	$V_s = +3.5\text{ V}$, $I_s = 1\text{ mA}$
	9			Ω typ	$V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$, $V_s = \pm 3\text{ V}$, $I_s = 1\text{ mA}$
	12	13	14	Ω max	$V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$, $V_s = \pm 3\text{ V}$, $I_s = 1\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_{S(OFF)}$	± 0.005			nA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
	± 0.2		± 5	nA max	$V_D = \pm 4.5\text{ V}$, $V_s = \mp 4.5\text{ V}$; see Figure 21
Drain Off Leakage, $I_{D(OFF)}$	± 0.005			nA typ	$V_D = \pm 4.5\text{ V}$, $V_s = \mp 4.5\text{ V}$; see Figure 21
	± 0.2		± 5	nA max	$V_D = \pm 4.5\text{ V}$, $V_s = \mp 4.5\text{ V}$; see Figure 22
Channel On Leakage, $I_{D(ON)}$, $I_{S(ON)}$	± 0.005			nA typ	$V_D = V_s = \pm 4.5\text{ V}$; see Figure 23
	± 0.2		± 5	nA max	$V_D = V_s = \pm 4.5\text{ V}$; see Figure 23
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005		± 1	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
				μA max	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2			pF typ	
DYNAMIC CHARACTERISTICS¹					
$t_{TRANSITION}$	60			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 24
	90	110	130	ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 24
$t_{ON}(\overline{EN})$	70			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 26
	95	120	135	ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 26
$t_{OFF}(\overline{EN})$	25			ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 26
	40	45	50	ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_s = 3\text{ V}$; see Figure 26
Break-Before-Make Time Delay, t_{BBM}	40		10	ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_{S1} = V_{S2} = 3\text{ V}$; see Figure 25
				ns min	$R_L = 300\Omega$, $C_L = 35\text{ pF}$, $V_{S1} = V_{S2} = 3\text{ V}$; see Figure 25
Charge Injection	2			pC typ	$V_s = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 1\text{ nF}$; see Figure 27
	4			pC max	$V_s = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 1\text{ nF}$; see Figure 27
Off Isolation	-90			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 28
Total Harmonic Distortion, THD + N	0.025			% typ	$R_L = 600\Omega$, 2 V p-p , $f = 20\text{ Hz}$ to 20 kHz
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 30
-3 dB Bandwidth	580			MHz typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$; see Figure 29
$C_{S(OFF)}$	4			pF typ	$f = 1\text{ MHz}$
$C_{D(OFF)}$	7			pF typ	$f = 1\text{ MHz}$
$C_{D(ON)}$, $C_{S(ON)}$	12			pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	0.01			μA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
			1	μA max	Digital inputs = 0 V or 5.5 V
I_{SS}	0.01		1	μA typ	Digital inputs = 0 V or 5.5 V
				μA max	Digital inputs = 0 V or 5.5 V

¹ Guaranteed by design; not subject to production test.

SINGLE-SUPPLY OPERATION

$V_{DD} = 5$ V, $V_{SS} = 0$ V, GND = 0 V, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	+25°C	B Version –40°C to +85°C	Y Version –40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	$V_{DD} = 4.5$ V, $V_{SS} = 0$ V
On Resistance, R_{ON}	85	160	200	Ω typ	$V_S = 0$ V to 4.5 V, $I_S = 1$ mA; see Figure 20
On-Resistance Match Between Channels, ΔR_{ON}	4.5			Ω max	$V_S = 0$ V to 4.5 V, $I_S = 1$ mA; see Figure 20
On-Resistance Flatness, $R_{FLAT(ON)}$	8	9	10	Ω typ	$V_S = +3.5$ V, $I_S = 1$ mA
	13	14	16	Ω max	$V_{DD} = 5$ V, $V_{SS} = 0$ V, $V_S = 1.5$ V to 4 V, $I_S = 1$ mA
LEAKAGE CURRENTS					$V_{DD} = 5.5$ V
Source Off Leakage, $I_{S(OFF)}$	± 0.005			nA typ	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V; see Figure 21
	± 0.2		± 5	nA max	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V; see Figure 21
Drain Off Leakage, $I_{D(OFF)}$	± 0.005			nA typ	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V; see Figure 22
	± 0.2		± 5	nA max	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V; see Figure 22
Channel On Leakage, $I_{D(ON)}, I_{S(ON)}$	± 0.005			nA typ	$V_S = V_D = 1$ V or 4.5 V; see Figure 23
	± 0.2		± 5	nA max	$V_S = V_D = 1$ V or 4.5 V; see Figure 23
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005		± 1	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
				μA max	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2			pF typ	
DYNAMIC CHARACTERISTICS ¹					
$t_{TRANSITION}$	100			ns typ	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 24
	150	190	220	ns max	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 24
$t_{ON}(\overline{EN})$	100			ns typ	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 26
	150	190	220	ns max	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 26
$t_{OFF}(\overline{EN})$	25			ns typ	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 26
	35	45	50	ns max	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_S = 3$ V; see Figure 26
Break-Before-Make Time Delay, t_{BBM}	90		10	ns typ	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_{S1} = V_{S2} = 3$ V; see Figure 25
				ns min	$R_L = 300 \Omega$, $C_L = 35$ pF, $V_{S1} = V_{S2} = 3$ V; see Figure 25
Charge Injection	0.5			pC typ	$V_S = 2.5$ V, $R_S = 0 \Omega$, $C_L = 1$ nF; see Figure 27
	1			pC max	$V_S = 2.5$ V, $R_S = 0 \Omega$, $C_L = 1$ nF; see Figure 27
Off Isolation	–90			dB typ	$R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz; see Figure 28
Channel-to-Channel Crosstalk	–90			dB typ	$R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz; see Figure 30
–3 dB Bandwidth	520			MHz typ	$R_L = 50 \Omega$, $C_L = 5$ pF; see Figure 29
$C_{S(OFF)}$	5			pF typ	$f = 1$ MHz
$C_{D(OFF)}$	8			pF typ	$f = 1$ MHz
$C_{D(ON)}, C_{S(ON)}$	12			pF typ	$f = 1$ MHz
POWER REQUIREMENTS					$V_{DD} = 5.5$ V
I_{DD}	0.01		1	μA typ	Digital inputs = 0 V or 5.5 V
				μA max	Digital inputs = 0 V or 5.5 V

¹ Guaranteed by design; not subject to production test.

$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0 \text{ V}$, $\text{GND} = 0 \text{ V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	+25°C	B Version −40°C to +85°C	Y Version −40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	$V_{DD} = 2.7 \text{ V}$, $V_{SS} = 0 \text{ V}$
On Resistance, R_{ON}	185			Ω typ	$V_S = 0 \text{ V to } 2.7 \text{ V}$, $I_S = 0.1 \text{ mA}$; see Figure 20
On-Resistance Match Between Channels, ΔR_{ON}	300	350	400	Ω max	$V_S = 0 \text{ V to } 2.7 \text{ V}$, $I_S = 0.1 \text{ mA}$; see Figure 20
	2			Ω typ	$V_S = +1.5 \text{ V}$, $I_S = 0.1 \text{ mA}$
	4.5	6	7	Ω max	$V_S = +1.5 \text{ V}$, $I_S = 0.1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_{S(OFF)}$	± 0.005			nA typ	$V_{DD} = 3.3 \text{ V}$
	± 0.2		± 5	nA max	$V_S = 1 \text{ V/3 V}$, $V_D = 3 \text{ V/1 V}$; see Figure 21
Drain Off Leakage, $I_{D(OFF)}$	± 0.005			nA typ	$V_S = 1 \text{ V/3 V}$, $V_D = 3 \text{ V/1 V}$; see Figure 21
	± 0.2		± 5	nA max	$V_S = 1 \text{ V/3 V}$, $V_D = 3 \text{ V/1 V}$; see Figure 22
Channel On Leakage, $I_{D(ON)}$, $I_{S(ON)}$	± 0.005			nA typ	$V_S = 1 \text{ V/3 V}$, $V_D = 3 \text{ V/1 V}$; see Figure 22
	± 0.2		± 5	nA max	$V_S = V_D = 1 \text{ V or } 3 \text{ V}$; see Figure 23
					$V_S = V_D = 1 \text{ V or } 3 \text{ V}$; see Figure 23
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.5	V max	
Input Current, I_{INL} or I_{INH}	0.005			μA typ	$V_{IN} = V_{INL}$ or V_{INH}
			± 1	μA max	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2			pF typ	
DYNAMIC CHARACTERISTICS¹					
$t_{TRANSITION}$	170			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 24
	300	370	400	ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 24
$t_{ON}(\overline{\text{EN}})$	200			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 26
	310	380	420	ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 26
$t_{OFF}(\overline{\text{EN}})$	30			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 26
	40	55	75	ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_S = 1.5 \text{ V}$; see Figure 26
Break-Before-Make Time Delay, t_{BBM}	180		10	ns min	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 25
				ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, $V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 25
Charge Injection	1			pC typ	$V_S = 1.5 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 27
	2			pC max	$V_S = 1.5 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 27
Off Isolation	−90			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 28
Channel-to-Channel Crosstalk	−90			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 30
−3 dB Bandwidth	500			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; see Figure 29
$C_{S(OFF)}$	5			pF typ	$f = 1 \text{ MHz}$
$C_{D(OFF)}$	8			pF typ	$f = 1 \text{ MHz}$
$C_{D(ON)}$, $C_{S(ON)}$	12			pF typ	$f = 1 \text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	0.01		1	μA typ	$V_{DD} = 3.3 \text{ V}$
				μA max	Digital inputs = 0 V or 3.3 V
					Digital inputs = 0 V or 3.3 V

¹ Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to V _{SS}	13 V
V _{DD} to GND	-0.3 V to +13 V
V _{SS} to GND	+0.3 V to -6.5 V
Analog Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V
Digital Inputs ¹	GND – 0.3 V to V _{DD} + 0.3 V or 10 mA, whichever occurs first
Peak Current, S or D	40 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D	20 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
θ _{JA} Thermal Impedance	
16-Lead TSSOP	150.4°C/W
16-Lead LFCSP, 4-Layer Board	70°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	220°C
(Pb-Free) Soldering	
Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec
ESD	4 kV

¹Overvoltages at Ax, EN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	15	S2B	Source Terminal of Multiplexer 2. Can be an input or output.
2	16	S2A	Source Terminal of Multiplexer 2. Can be an input or output.
3	1	S3B	Source Terminal of Multiplexer 3. Can be an input or output.
4	2	D3	Drain Terminal of Multiplexer 3. Can be an input or output.
5	3	S3A	Source Terminal of Multiplexer 3. Can be an input or output.
6	4	EN	Digital Control Input. Disables all multiplexers when set high.
7	5	V _{SS}	Most Negative Power Supply Terminal. Tie this pin to GND when using the device with single-supply voltages.
8	6	GND	Ground (0 V) Reference.
9	7	A2	Digital Control Input.
10	8	A1	Digital Control Input.
11	9	A0	Digital Control Input.
12	10	S1A	Source Terminal of Multiplexer 1. Can be an input or output.
13	11	S1B	Source Terminal of Multiplexer 1. Can be an input or output.
14	12	D1	Drain Terminal of Multiplexer 1. Can be an input or output.
15	13	D2	Drain Terminal of Multiplexer 2. Can be an input or output.
16	14	V _{DD}	Most Positive Power Supply Terminal.
N/A	EP	EP	Exposed Paddle. The exposed paddle can be left floating or be tied to V _{DD} , V _{SS} , or GND.

Table 6. ADG633 Truth Table

A2	A1	A0	EN	Switch Condition					
				Switch S1A-D1	Switch S1B-D1	Switch S2A-D2	Switch S2B-D2	Switch S2A-D3	Switch S3B-D3
X ¹	X ¹	X ¹	1	Off	Off	Off	Off	Off	Off
0	0	0	0	On	Off	On	Off	On	Off
0	0	1	0	Off	On	On	Off	On	Off
0	1	0	0	On	Off	Off	On	On	Off
0	1	1	0	Off	On	Off	On	On	Off
1	0	0	0	On	Off	On	Off	Off	On
1	0	1	0	Off	On	On	Off	Off	On
1	1	0	0	On	Off	Off	On	Off	On
1	1	1	0	Off	On	Off	On	Off	On

¹ X = the logic state does not matter; it can be either 0 or 1.

TYPICAL PERFORMANCE CHARACTERISTICS













Figure 4. On Resistance vs. V_D (V_S), Dual SuppliesFigure 7. On Resistance vs. V_D (V_S) for Various Temperatures, Single SupplyFigure 5. On Resistance vs. V_D (V_S), Single SupplyFigure 8. On Resistance vs. V_D (V_S) for Various Temperatures, Single SupplyFigure 6. On Resistance vs. V_D (V_S) for Various Temperatures, Dual Supplies

Figure 9. Leakage Current vs. Temperature, Dual Supplies



ADG633




Figure 16. Crosstalk vs. Frequency




Figure 18. V_{DD} Current vs. Logic Level




Figure 17. THD + Noise vs. Frequency




Figure 19. Logic Threshold Voltage vs. V_{DD}

TERMINOLOGY

V_{DD}	V_{INH}
Most positive power supply potential.	Minimum input voltage for Logic 1.
V_{SS}	I_{INL}, I_{INH}
Most negative power supply potential.	Input current of the digital input.
I_{DD}	C_{S(OFF)}
Positive supply current.	Off switch source capacitance. Measured with reference to ground.
I_{ss}	C_{D(OFF)}
Negative supply current.	Off switch drain capacitance. Measured with reference to ground.
GND	C_{D(ON)}, C_{S(ON)}
Ground (0 V) reference.	On switch capacitance. Measured with reference to ground.
S	C_{IN}
Source terminal. Can be an input or output.	Digital input capacitance.
D	t_{ON} (EN̄)
Drain terminal. Can be an input or output.	Delay between applying the digital control input and the output switching on (see Figure 26).
A_x	t_{OFF} (EN̄)
Logic control input.	Delay between applying the digital control input and the output switching off (see Figure 26).
EN̄	t_{BBM}
Active low digital input. When EN̄ is high, the device is disabled and all switches are off. When EN̄ is low, the Ax logic inputs determine the on switches.	On time, measured between 80% points of both switches when switching from one address state to another.
V_D, V_S	Charge Injection
Analog voltage on Terminal D and Terminal S.	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
R_{ON}	Off Isolation
Ohmic resistance between Terminal D and Terminal S.	A measure of unwanted signal coupling through an off switch.
ΔR_{ON}	Crosstalk
On-resistance match between any two channels, that is, R _{ONMAX} – R _{ONMIN} .	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
R_{FLAT(ON)}	Bandwidth
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.	The frequency at which the output is attenuated by 3 dB.
I_{S(OFF)}	On Response
Source leakage current with the switch off.	The frequency response of the on switch.
I_{D(OFF)}	Insertion Loss
Drain leakage current with the switch off.	The loss due to the on resistance of the switch.
I_{D(ON)}, I_{S(ON)}	
Channel leakage current with the switch on.	
V_{INL}	
Maximum input voltage for Logic 0.	

ADG633

TEST CIRCUITS




Figure 20. On Resistance




Figure 22. Drain Off Leakage




Figure 21. Source Off Leakage




Figure 23. Channel On Leakage




Figure 24. Transition Time, $t_{TRANSITION}$





Figure 25. Break-Before-Make Delay, t_{BBM}






Figure 28. Off Isolation




Figure 29. Bandwidth





Figure 30. Channel-to-Channel Crosstalk


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

*Figure 31. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)*

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

*Figure 32. 16-Lead Frame Chip Scale Package [LFCSP_VQ]
 4 mm × 4 mm Body, Very Thin Quad
 (CP-16-4)
 Dimensions shown in millimeters*

072808-A

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG633YRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG633YRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG633YRUZ ¹	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG633YRUZ-REEL7 ¹	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG633YCP	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4
ADG633YCP-REEL7	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4
ADG633YCPZ ¹	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4
ADG633YCPZ-REEL7 ¹	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-16-4

¹ Z = RoHS Compliant Part.

NOTES

ADG633

NOTES

©2003–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D03275-0-11/09(A)



www.analog.com